## 15.4

## A 180nm Copper/Low-k CMOS Technology with Dual Gate Oxide Optimized for Low Power and Low Cost Consumer Wireless Applications

G. C-F Yeap, F. Nkansah, J. Chen, S. Jallepalli, D. Pham, T. Lii, A. Nangia, P. Le, D. Hall, D. Menke, J. Sun, A. Das, P. Gilbert, F. Huang, J. Sturtevant, K. Green, J. Lu, J. Benavidas, E. Banks, J. Chung, and C. Lage

DigitalDNA Labs, Motorola Inc., 3501 Ed Bluestein Blvd., MD: K-15, Austin, TX 78721, USA. E-mail: geoffrey.yeap@motorola.com

<u>Abstract:</u> We report a 180nm CMOS technology with dual gate oxide (DGO) optimized for low power and low cost consumer wireless products. To minimize cost and maximize manufacturability, super halo is used for the first time to integrate 70Å 2.5-3.3V I/O devices with either 130nm/29Å or 150nm/35Å low leakage (LL) pÅ/µm devices, eliminating three normally-required masks. Core LL devices optimized for 1.5V and 1.8V are available to maximize circuit design compatibility and IP reuse. Both LL devices yield superior performance, and less  $I_{off}/I_{off}$  sensitivity vs. gate-length control for robust manufacturing as compared to recently reported LL devices (see Table. 1). This technology also features an all-layer copper/low-k interlayer dielectric (ILD) backend for speed improvement and dynamic power reduction [1].

Key Wireless Baseband Technology Requirements: Consumer wireless products such as cell phones pose unique technology requirements not suitably addressed by highperformance microprocessor CMOS technology [1-3]. Specific technology issues that require attention are: (1) low cost (mask count, process simplification and reuse) yet with robust manufacturing margin for high yield, (2) minimization of standby and dynamic power, (3)  $V_{DD}$  options on core devices to accommodate legacy and advanced designs for maximum IP reuse, and (4) 2.5-3.3V DGO for flexible I/O. A low power/cost 180nm wireless Cu/low-k CMOS technology has been developed to address these issues.

Process Integration & Device Design Features: Super halo [4] is utilized for the first time to integrate pA/µm LL devices with 70Å DGO without two additional channel Vt adjust masks. The high Vt needed for LL devices is achieved through channel doping increase by self-aligned tilt halo implants after gate formation. This super halo process provides the benefits of both channel and drain engineering while saving a total of three masks as compared to the conventional channel Vt approach (Fig. 1). X-SEM pictures of the core LL devices are shown in Fig.2. Only the super halo approach allows independent device optimization: retrograded well implants to optimize 70Å device Vt, and pocket implants with energy, dose, tilt and twist angle optimization for 29Å or 35Å LL devices while sharing the same well. This fact is evident in Fig. 3 showing an excessively high 70Å device Vt if additional masks are not employed in the channel Vt approach.

Super halo devices demonstrate much better short channel margin as seen in the flatter Vt roll-off (Fig. 3). The devices exhibit about 10% more drive than channel Vt devices if  $I_{off}$  is matched at the sub-nominal  $L_{gate}$ . Ideally, the  $L_{min}$  device should be targeted at the peak of the Vt<sub>sat</sub> hump to meet the max.  $I_{off}$  requirement, and maximize the nominal  $L_{gate}$  drive. Fig. 4 highlights the superiority of super halo in minimizing  $I_{off}$  and  $I_{on}$  sensitivities vs.  $L_{gate}$  control, resulting in a tighter distribution of device characteristics for robust manufacturing and high yield. Super halo devices also exhibit 3-5% lower junction and Miller capacitance, and 18% less body effects.

**Optimization for Standby and Dynamic Power:** I<sub>off</sub> sensitivity is further reduced by optimizing resist thickness and super halo implants with respective to design rules to avoid shadowing effects (Fig.5). An optimal anneal is inserted before transistors are formed to reduce diode leakage (Fig. 6) and minimum width PMOS I<sub>off</sub>. The  $\Delta$ Vt (from 10µm to minimum width of 0.22µm) improves by 40% from 136mV to 80mV. SRAM I<sub>CC</sub> leakage thus decreases from 2.3pA/bit to 1pA/bit. S/D extensions are optimized to avoid GIDL/BTBT limiting of the pA/µm device I<sub>off</sub> (Fig. 7). All these optimization leads to minimization of standby power. Dynamic power reduction and speed improvement are achieved through the use of all-layer dual in-laid Cu metalization and low-k (3.5 vs. 4.1 TEOS) ILD.

<u>Multi-Voltage Core and I/O Compatibility:</u> Table. 1 shows the super halo LL devices have better performance than other recently reported LL devices. The availability of 150nm/35Å and 130nm/29Å LL devices present  $V_{DD}$  options of 1.8V or 1.5V to accommodate legacy and advanced designs for maximum IP reuse. The I<sub>on</sub> vs. I<sub>off</sub> curves for various devices are shown in Fig. 8. The migration form 150nm/35Å to 130nm/29Å allows either approximately 20% speed gain at 1.8V or 45% reduction in dynamic power at 1.5V (Fig. 9).

**Reliability & Manufacturing Assessment:** Fig. 10a shows both types of devices exhibit comparable DC lifetime (within device/wafer/lot variations). Super halo devices show tighter and better breakdown voltages (Fig. 10b) due to less boron/phosphorus out-diffusion to oxide for super halo implants applied after gate oxide and poly reox. Butterfly curves of a 6T SRAM cell show functionality down to 0.5V (Fig. 11). Both super halo 130nm/29Å and 150nm/35Å devices produce comparable or better megabit SRAM yield than the conventional channel Vt devices (Fig. 12).

<u>Conclusions</u>: We have developed a low power/cost, manufacturable, and robust 180nm copper/low-k CMOS technology that has been optimized to meet the key requirements for current and future low cost consumer wireless applications.

## References

- [1] P. Gilbert et al., IEDM Tech. Dig., pp. 1013, 1998.
- [2] T. Ghani et al., IEDM Tech. Dig., pp. 415, 1999.
- [3] M. Mehrotra et al., IEDM Tech. Dig., pp.419, 1999.
- [4] Y. Taur et al., IEDM Tech. Dig., pp. 789, 1998.
- [5] K. Imai et al., IEDM Tech. Dig., pp. 667, 1999.
- [6] C. Diaz et al., VLSI Tech. Symp., pp. 11, 1999.
- [7] C. Wu et al., IEDM Tech. Dig., pp. 671, 1999.

	This Work	Ref. [5]	This Work	Ref. [6,7]
V <sub>DD</sub>	1.5V or (1.8V)	1.5V	1.8V	1.8V
Lgate	130nm	130nm	150nm	160nm
T <sub>phys. ox</sub>	29Å	26Å	35Å	32Å
I <sub>on</sub> (μA/μm)	455/175 (650/240)	450/170	571/205	500/180
I <sub>off</sub> (pA/μm)	1/1	1/1	1/1	1/1
$C_j (fF/\mu m^2)$	1.22/1.41	1.6/1.05	1.45/1.48	1.2/1.2

Table. 1 Comparison of Low Leakage Device Performance

Acknowledgements: The authors wish to thank APRDL process engineering, pilot line, physical analysis lab, and the management support from Bob Yeargain and Fabio Pintchovski.

