Thermally Robust TiSi₂ on Heavily Doped Polycrystalline Silicon over Severe Topography

Asanga H. Perera, Craig Lage, A. R. Sitaram, Michael P. Woo, Sudhindra Tatti§

Motorola Inc., Advanced Products Development & Research Laboratory, [§] Reliability & Quality Assurance-MOS Memory Division, 3501 Ed Bluestien Blvd, Austin, TX 78721, (512) 928-5125

ABSTRACT

Using TiSi₂ to strap polysilicon over severe topography is hampered by the non-conformality of sputter deposited titanium (Ti) films. Thinning of the Ti translates into regions with thin silicide which degrade drastically when subject to 900°C anneals. Etching back a thick polysilicon film to the desired thickness planarizes the surface for Ti deposition and eliminates the influence of underlying topography. The fabrication process outlined provides a final TiSi₂ sheet resistance ~ 2 Ω/\Box , after a 900°C anneal in O₂.

INTRODUCTION

The use of low resistivity silicided polysilicon (polycide) layers has emerged as a necessity when ULSI fabrication technologies realize SRAMs of 4Mbit size and larger. Tungsten silicide (WSi₂) and titanium silicide (TiSi₂) appear favored amongst refractory metal silicides to reduce the resistivity of polysilicon when used as an interconnect [1-4]. The inherent conformality of chemical vapor deposition (CVD) favors WSi₂ when the polycide needs to travel over underlying topography. The high (50-70 $\mu\Omega$ -cm) resistivity of WSi₂ relative to TiSi₂ (13-16 $\mu\Omega$ -cm) is, however, a drawback in fabricating low resistance interconnects. Further, the self-aligning feature of forming TiSi₂ via interfacial reaction of a deposited titanium (Ti) film, circumvents the need to etch a silicide/polysilicon stack.

In order to achieve higher device densities, ULSI technologies tend to require multiple levels of polysilicon/polycide and metal. The severity of the topography encountered by a polycide layer depends on when it is used in the fabrication sequence. The first polysilicon level usually constructs MOSFET gate electrodes and extrinsic base contacts for fully-self-aligned (FSA) bipolar transistors, and thus only passes over field oxide topography. The topography under all subsequent levels of polysilicon can be severe and will vary depending on the use of intermediate planarization. Due to this underlying topography the silicide thickness in a TiSi2/polysilicon bilayer is not uniform, since the deposited Ti films have imperfect conformality. The sensitivity of TiSi2 to thermal degradation depends strongly on film thickness [5,6]. Silicide thinning, therefore, poses a possible limitation to using TiSi2 when the polycide has to experience high temperature anneals. This paper discusses forming TiSi2 on heavily arsenic (As) doped polysilicon which forms bipolar transistor emitters, self-aligned contacts to MOSFET source-drains and provides an interconnect layer in BiCMOS technologies at 0.5 µm and below, and how the above mentioned limitation may be overcome.

THE PROBLEM

The polysilicon used here was 2500Å thick and doped via implantation (As, 90 keV, 8E15 cm⁻²) followed by rapid







Fig. 2 Impact of anneal ambient and temperature on the conductivity of a polysilicon stripe silicided using 400Å of Ti.

33.2.1

0-7803-0817-4/92 \$3.00 © 1992 IEEE

IEDM 92-833





thermal annealing (RTA). The silicide formation process consisted of an in-situ Ar back-sputter clean, 600Å of sputter deposited Ti, a silicon implant to mix the titaniumpolysilicon interface, a 700°C RTA in a nitrogen ambient, a Ti/TiN wet etch in a NH₄OH:H₂O₂:H₂O solution and a second RTA at 850°C also in nitrogen. During backend thermal treatment, the polycide was covered with tetraethylorthosilicate (TEOS) oxide deposited by low pressure chemical vapor deposition (LPCVD).

The effective sheet resistance of a 1 μ m wide, 1 cm long, TiSi₂/polysilicon stripe after a 900°C, 15 min anneal in oxygen is plotted in Fig. 1, for various underlying topographies. As the data indicates the disintegration of



Fig. 5 The resistance of a TiSi₂/polysilicon stripe after a 900°C, O₂, 15 min anneal as a function of gate electrode space.



Fig. 4 Effective R_{sh} of a polycide stripe after a 900°C, O₂, 15 min anneal as a function of gate electrode height.

the bilayer and associated increase in overall resistance is clearly dependent on underlying topography specifics. While no significant degradation occurs when the polycide passes over only gate electrodes, the resistance increases dramatically when various combinations of gate electrode and field oxide patterns are present. Besides film thickness, the resistivity increase due to thermal disintegration of TiSi₂ is also dependent on the anneal ambient and temperature as seen in Fig. 2. Agreeing with previous results [5] oxygen ambients are found to degrade the silicide more than those containing nitrogen. This work has explored forming a polycide capable of withstanding a 900°C anneal in oxygen. The degradation of TiSi₂ when subjected to high temperatures occurs



Fig. 6 TEM cross section of the polysilicon layer after titanium deposition and the silicon interface mixing implant.

33.2.2

834-IEDM 92





by agglomeration [5,6] as seen in Fig. 3. The silicide shown in this TEM was formed using 400Å of Ti on polysilicon implanted with an As dose of 3E15 (cm⁻²).

As seen in Fig. 4, as the height of the gate electrode increases so does the effective polycide sheet resistance of a narrow stripe. For taller gate stacks, thinning of the TiSi₂ is aggravated which leads to worse degradation during the 900°C anneal. The resistance of a polycide stripe as a function of the gate electrode pitch is plotted in Fig. 5. The data indicates that the thermal degradation related resistivity increase of a TiSi₂/polysilicon bilayer is sheer step height. Thus, in addition to the verticality of



Fig. 8 The temperature dependence of polycide resistance after a 900°C, O₂, 15' anneal with and without topography.

the polysilicon surface the titanium film can also be thinned by creating a narrow crevice, the bottom of which the sputtered metal cannot reach.

Thinning of the Ti film and the region amorphized by the Si implant, can be clearly seen in Fig. 6 which shows the polysilicon layer after Ti deposition and the mixing implant, obtained using cross section transmission electron microscopy (XTEM). The silicide thickness variation in the polycide caused by the thinner titanium in the more vertical regions, is seen in Fig. 7. These sections of thin TiSi₂ degrade via agglomeration as shown earlier, and due to Si [7], disconnected islands of polysilicon are formed which



Fig. 9 The dependence of polycide resistivity after a 900°C, O₂, 15 min anneal on the polysilicon implant flux.



Fig. 10 Effective R_{sh} of a polycide stripe after a 900°C, O₂, 15 min anneal as a function of underlying topography.

33.2.3

IEDM 92-835



Fig. 11 SEM cross sections of a silicided polysilicon stripe after a 900°C, O₂, 15 min anneal. In the two photographs, the polysilicon was formed by (a) a single 2500Å deposition, (b) etching a 5000Å film down to 2500Å.

which are depleted of dopant. These lightly doped polysilicon regions dominate the net resistance of the polycide. Seconding this postulation is the transition of the temperature coefficient (RITI) of the silicided polysilicon resistivity when underlying topography is introduced, which is shown in Fig. 8. On a flat surface TiSi2/polysilicon resistivity has a positive value of R_{ITI}, indicating metallic carrier conduction since nearly all the current flows in the silicide. When the polycide layer passes over topography, however, the ${\sf R}_{[T]}$ becomes negative indicating carrier transport similar to that of a semiconductor, since the overall resistance is now dominated by polysilicon regions. Arsenic segregation into the silicide during the high temperature anneal can also be seen in Fig. 9. The resistivity of a narrow TiSi2/polysilicon stripe after a 900°C anneal in oxygen is shown to decrease when more arsenic is initially present in the polysilicon.

A SOLUTION

Thus the main obstacle to using TiSi₂ to strap polysilicon over severe topography, when high temperature backend heat cycles are needed, is the non-conformality of the Ti film. Increasing the Ti thickness does result in thicker silicides which have superior thermally stability. However, the maximum usable Ti thickness is determined by the fraction of the polysilicon consumed in the silicidation reaction. Optimizing the sputter deposition process does reduce the sensitivity of TiSi₂/polysilicon thermal degradation to underlying topography as seen in Fig's 5 and 10, but fails to eliminate it.

Since the cause of this problem is the poor step coverage of sputter deposited films, one way to overcome it is to eliminate or reduce the acuteness of the steps. This can be achieved by planarizing either the polysilicon surface or the surface beneath it. Etching back a thick polysilicon layer to the desired thickness achieves a smoother surface than if a single deposition was used, as seen in Fig. 11. The data in Fig's 4, 5 and 10 show that this technique does successfully eliminate the sensitivity of TiSi₂/polysilicon thermal degradation to underlying topography. When the polycide forms emitter contacts in FSA bipolar devices, the etch back technique fills up the spaces between adjoining gate electrodes and thus moves the silicide further away from the polysilicon/monosilicon interface. This allows for thicker silicides to be formed on the emitter polysilicon without impacting bipolar performance.

CONCLUSIONS

The thermal degradation of TiSi₂ on polysilicon over severe topography occurs due to non-conformal Ti films. Thinning of sputter deposited titanium translates into thinner silicides which degrade drastically when subject to 900°C anneals. Etching back a thick polysilicon film to the desired thickness planarizes the surface for Ti deposition and eliminates the influence of underlying topography. The fabrication process outlined provides a final TiSi₂ sheet resistance ~ $2 \Omega/\Box$, after a 900°C anneal in O₂, providing an useful alternative to CVD WSi₂ as a lower resistance interconnect for a fixed polycide thickness.

REFERENCES

- [1] T. Maeda et. al., Proc. of the VLSI Symp., p. 33, 1992.
- J. D. Hayden et. al., *IEEE Trans. Elect. Dev.*, ED-39 (7), p. 1669, 1992.
- [3] K. Itabashi et. al., *Proc. of the IEDM*, p. 477, 1991.
- [4] K. Yuzuriha et. al., Proc. of the IEDM, p. 485, 1991.
- [5] R. K. Shukla, J. S. Multani, *Proc. of VMIC-87*, p. 470,
- 1987.
- [6] C. Y. Ting, F. M. d'Heurle, S. S. Iyer and P. M. Fryer, J. Electrochem. Soc., 133, p. 2621, 1986.
- [7] P. Gas et al., J. App. Phys., 60 (5), p. 1634, 1986.

33.2.4