A Cost Effective 32nm High-K/ Metal Gate CMOS Technology for Low Power Applications with Single-Metal/Gate-First Process

X. Chen, S. Samavedam¹, V. Narayanan, K. Stein, C. Hobbs¹, C. Baiocco, W. Li, D. Jaeger, M. Zaleski¹, H. S. Yang, N. Kim², Y. Lee, D. Zhang¹, L. Kang¹, J. Chen² H. Zhuang³, A. Sheikh, J. Wallner, M. Aquilino, J. Han³, Z. Jin, J. Li, G. Massey, S. Kalpat, R. Jha, N. Moumen, R. Mo, S.

Kirshnan, X. Wang, M. Chudzik, M. Chowdhury¹, D. Nair, C. Reddy¹, Y. W. Teh², C. Kothandaraman, D. Coolbaugh, S. Pandey², D. Tekleab², A. Thean¹, M. Sherony, C. Lage¹, J. Sudijono², R. Lindsay³, J. H. Ku⁴, M. Khare, A. Steegen

IBM Semiconductor Research and Development Center (SRDC), Hopewell Junction, NY 12533

¹Freescale Semiconductor, ²Chartered Semiconductor Manufacturing, ³Infineon Technologies AG, ⁴Samsung Electronics Co., Ltd

e-mail: chenxian@us.ibm.com

Abstract

Device Characteristics and SRAM Cell

For the first time, we have demonstrated a 32nm highk/metal gate (HK-MG) low power CMOS platform technology with low standby leakage transistors and functional high-density SRAM with a cell size of 0.157 µm². Record NMOS/PMOS drive currents of 1000/575 µA/µm, respectively, have been achieved at 1 nA/µm off-current and 1.1V V_{dd} with a low cost process. With this high performance transistor, V_{dd} can be further scaled to 1.0V for active power reduction. Through aggressive EOT scaling and band-edge work-function metal gate stacks, appropriate Vts and superior short channel control has been achieved for both NMOS and PMOS at L_{eate}=30nm. Compared to SiON-Poly, 30% RO delay reduction has been demonstrated with HK-MG devices. 40% Vt mismatch reduction has been shown with the Tinv scaling. Furthermore, it has been shown that the 1/f noise and transistor reliability exceed the technology requirements.

Introduction

Fast growing mobile applications require low power CMOS technology that can offer enhanced performance, low standby power and active power without increasing the cost [1]. High-k metal gate is considered to be one of the most promising technology enabler for low power application to meet the above requirements [2]. One concern for HK-MG in low power application is the cost from dual metal gates [3, 4]. In this paper, we present a cost-effective low power 32nm technology with single-metal/gate-first process[5]. The use of Hf based high-k gate dielectrics allows us to maintain a lowgate leakage of <0.1 A/cm² while continuing to provide substantial room for EOT scaling. The dramatic short-channel improvements with EOT-scaling enable us to scale L_{eate} down to 30nm. Moreover, the strong performance offered by HK-MG allow us to trade off some performance for a cost-balanced low-power technology, by foregoing embedded SiGe S/D stressor. $V_{dd}\xspace$ of the core LSTP (low stand-by power) transistors has been scaled down to 1.0V for active power reduction. Furthermore, a low operating power (LOP) transistor is offered with the same gate stack as the LSTP transistor at reduced 0.8V V_{dd} (Table1). A HK-MG compatible programmable element, eFUSE, is offered for redundancy and chip-id applications.

Process Integration

LSTP and LOP core transistors are fabricated on the same chip with thick oxide I/O transistors using a dual-oxide process. As shown from TEM (Fig.1), 30nm transistors were fabricated with gate first high-k/metal gate process employing Hf-based high-k gate dielectrics and a thermally stable single metal with conventional Si capping layer. After gate stack patterning and etch, conventional spacer process and self-aligned implants were used. Less than 3% total process cost is added with HK-MG compared with Poly-SiON gate stack. Advanced millisecond-based RTA annealing has been implemented for shallow junction engineering to scale gate length to 30nm without any negative impact to the gate stack. Dopant optimization enabled eFUSE elements with high post-programmed resistance. A 1.2 NA/193 nm wet immersion lithography was used for critical levels to enable a 70% scaling of key ground rules from 45nm. Table 2 shows the key FEOL and BEOL ground rules and scaling factors from 45nm. BEOL is composed of 6 to 11 layers of copper metallization in ultra low-K (k=2.4) dielectric (Fig.2). Due to the increased effects of scaling on 1X (100nm pitch) wires, additional use of hierarchy is employed by the addition of 1.3X pitch intermediate wiring levels for lower resistance.

With high-k/metal gate, Tinv is reduced by more than 1 nm with same gate leakage as the SiON-poly gate stack (Fig.3). Leading edge NFET and PFET performance has been achieved in this 32nm technology due to Tinv scaling and optimized high-k/Si interface. High drive currents of 1000/575 µA/µm (N/P) have been achieved at $I_{off} = 1nA/\mu m$ and $V_{dd} = 1.1V$ without additional stress engineering complexity and cost, such as e-SiGe process (Figs. 4, 5). With high drive capability, V_{dd} can be scaled down to 1V for the 32nm technology. One concern for 45nm to 32nm node scaling is the performance degradation from series resistance and stress loss due to gate pitch scaling [6]. With an optimized process, <3% (N) and 0% (P) performance degradation was observed with gate pitch scaling from 252 nm to 126 nm (Fig.6). Good subthreshold characteristics have been shown for both NFET and PFET with HK-MG stack (Fig.7). With effective band-edge work-function gate stacks, appropriate Vt and short channel control was achieved (Figs. 8, 9). Most importantly, EOT scaling has enabled Lease scaling down to 30nm. Compared with SiON-poly, HK-MG devices shows less DIBL at same L_{sate}. The transistor performance at 0.8V operation (LOP) is also shown in Fig.10. Without an additional gate oxide [7] to maintain process simplicity, good LOP transistor performance (Ion = 700/340 μA/μm @ 100nA/μm off-current) was achieved at V_{dd} =0.8V. HK-MG ac performance is shown in Fig.11. Compared with SiON-poly, 30% delay reduction has been demonstrated with HK-MG due to improved transistor DC performance and the L_{ease} scaling from 40nm (SiON-poly control) to 30nm (HK-MG).

Top-down SEM of a functional 0.157 µm² SRAM cell is shown in Fig.12. Device widths and lengths have been scaled from the 45nm technology to achieve a high density SRAM cell. With a conventional SiON-gate stack, Vt mismatch would increase and degrade SRAM stability. However, due to aggressive Tinv reduction in this 32nm HK-MG low power technology, the mismatch is reduced 40% compared with SiON-poly gate stack (Fig.13), significantly improving SRAM operating voltage range. The butterfly curve of the 0.157µm² dense SRAM cell is shown in Fig. 14 and a static noise margin (SNM) of 250 mV is achieved.

Potential 1/f noise and reliability degradation have been critical concerns for the HK-MG devices. Impacts of HK-MG gate stack on 1/f noise have been examined and no degradation was observed compared with poly-SiON gate stack from previous node (Fig. 15). NBTI and PBTI were assessed for LTSP transistors. Both NFETs and PFETs meet the 10 year lifetime at V_{dd} =1.2V after stress at 125 °C (Fig. 16).

Conclusion

We have successfully demonstrated a cost-effective 32nm LSTP and LOP technology platform which uses a gate-first and single-metal HK-MG process with an effective band-edge workfunction solution for both NFETs and PFETs. EOT scaling with HK-MG enables superior transistor performance with aggressive gate length scaling and a dense SRAM cell with good SNM. Good noise performance and reliability of HK-MG devices was also confirmed.

This work was performed at the IBM Microelectronics Div., Semiconductor Research & Development Center, Hopewell Junction, NY 12533. The authors would like to thank J. Jagannathan, P. Gilbert, G. Patton and T-C Chen for their support.

References: [1] T. Hook, IEDM 2006, p.701

- [2] ITRS 2005.
- [3] K. Mistry, IEDM2007, P. 247
- [4] H. Huang, IEDM2007, P. 285
- [5] M. Chudzik, VLSI2007, P.194
- [6] S. Wu, IEDM 2007, P. 263
- [7] E. Josse, IEDM 2006, p.693

Trans	LSTP	LOP	I/O
Vdd (V)	1.0	0.8	1.5/ 1.8
Lgate (nm)	30	30	150

Table 1: Key 32nm Transistors.



Fig.1: TEM of the Low power transistor with Lgate=30nm.

Rule	Pitch (nm)	Scaling factor from 45nm
Contacted Gate Pitch	126	70%
CA pitch	100	63%
N+/P+	56 (space)	70%
1X metal	100	71%
1.3X metal	130	New level
2X metal	200	71%







at 1nA/um between HK-MG and Poly-SiON. 1000uA/um Ion I_{off} and 1.1V V_{dd}



Fig.5: LSTP PFET I_{off} - I_{on} with **Fig.10:** I_{off} - I_{on} 575uA/um I at 1nA/um I off and 1.1V V_{dd}.















1.E+08 1.E+06 PBTI @ 125C Lifetime (hrs) 1.E+04 10 years 1.E+02 1.E+00 1.E-02 1.E-04 1.E-06 1.5 2 2.5 1 Vg_stress (V) (b)

Fig.16: NBTI (a) and PBTI (b) measurements of HK-MG wafer meet 10 year lifetime requirement.

Table 2: Key Ground rule of this
 different gate pitch. 32nm CMOS foundry technology.

A/um

σ



Fig.2: SEM cross-section through BEOL wiring of SRAM. First 9 layers of copper metal are shown where 7 are in ULK dielectric.



Fig.3: Gate leakage versus Tinv shows >10nm Tinv which reduction with HK-MG at same gate leakage.

Fig.6: Transistor performance at



Fig.7: NFET and PFET I₄-V₄ curve. SS is 90mV/dec for \breve{NFET} and PFET.



Fig.8: V, roll-off characteristics of NFET and PFET.

Fig.12: Top-down SEM of a 0.157 um² SRAM bit-cell.



Fig.13: Vt mismatch is reduced 40% with HK-MG due to Tinv scaling.

Fig.4: LSTP NFET I_{off}-I_{on} with Fig.9: Comparison of DIBL Fig.14: Measured output for the 0.157um² SRAM bit-cell with SNM 250mV.



Fig.15: Normalized gate input refered voltage noise for 32nm HK-MG technology compared with Poly-SiON gate stack for NFET (a) and PFET (b).



978-1-4244-1805-3/08/\$25.00 © 2008 IEEE