# Physical and electrical analysis of LSST sensors

Craig Lage Department of Physics University of California - Davis cslage@ucdavis.edu

#### Abstract

Keywords: LSST, modeling, camera, CCD, simulation, diffusion, image processing.

Removing systematic effects from astronomical images taken with CCDs requires a detailed understanding of the physics of the imaging process. To aid in this understanding, we have built detailed electrostatic simulations of the LSST CCDs. In order to build an electrostatic model of the LSST CCDs, physical information about the CCDs is required. These details include things such as the physical dimensions of the components of the CCD, dopant profiles, and in some cases, electrical measurements of the CCD. This work documents the results of these physical and electrical measurements on LSST CCDs.

### 1 Introduction

The Large Synoptic Survey Telescope (LSST) is an innovative, large, fast survey telescope currently under construction at Cerro Pachon in Chile [1]. The digital camera for the LSST, also currently under construction, will consist of approximately 3.2 gigapixels and will be the largest digital camera ever constructed. The camera uses fully-depleted silicon Charge Coupled Devices (CCDs) which are back illuminated and 100 microns thick in order to optimize quantum efficiency in the near infrared. The imaging area consists of 189 CCDs, with each CCD containing 16 imaging regions laid out in an 8x2 array. Each imaging region has a pixel array with approximately 500x2000 10 micron square pixels, giving 16 Megapixels total. Each imaging region also has its own independent amplifier ([2], [3]). The LSST focal plane contains CCDs from two different vendors, the ITL STA3800C from the University of Arizona Imaging Technology Laboratory [4], and the E2V CCD250 from Teledyne E2V [5].

In order to produce high-quality scientific data from the LSST survey, it is important to have a detailed understanding of the CCD detectors. It is also possible that during the decade long duration of the LSST survey unforeseen problems may occur, and having detailed models of the detectors can aid in diagnosing and solving these problems. To further these goals, we have built electrostatic models of the CCDs from both CCD vendors. Construction of these models requires physical information about the CCDs, including things such as the physical dimensions of the components of the CCD, dopant profiles, and electrical properties of the devices which make up the CCD. This work documents the measurements which have been made to gather this data.

This work is divided into several sections. The first section gives the results of the physical and electrical analysis of the ITL STA3800C CCD, and the second section gives the results of the physical analysis of the E2V CCD250. Each section is broken into sub-sections giving the results of the different analysis techniques. Because of more time and the availability of samples, more detailed electrical analysis was performed on the ITL CCD. The final section shows the results of applying the measured physical parameters to modeling the brighter-fatter effect on CCDs from both vendors.

# 2 ITL STA3800C

For the physical analysis of the ITL STA3800C CCD, the vendor kindly supplied an unpackaged CCD die. For this CCD, there was no need to deprocess a packaged component to do the analysis. The vendor was also interested in the SIMS analysis, and so provided feedback on the best places to measure, as detailed in Section 2.3 and Figure 3.

# 2.1 Optical Micrographs

Optical micrographs were taken of the ITL STA3800C CCD. Figure 1 shows the serial chain as it bends at 45 degrees to escape the regular array and then feeds into the output amplifier. The STA3800C uses a single MOS transistor as the output amplifier, in contrast to the E2V CCD250, which uses a two-stage output amplifier. To compensate for this difference and make the two CCDs present to the control circuitry in a similar way, the LSST design adds a JFET second stage amplifier to the STA3800C CCDs. This is positioned on the flex cable which attaches to the CCD, as near to the CCD as practical. A schematic for this circuitry is shown in Figure A.2 and the circuitry is discussed in more detail in Section 2.5.

# 2.2 SEM Micrographs

SEM cross-sectional micrographs were taken of the ITL STA3800C CCD in the array region in both directions. These are shown in Figure 2. Figure 2 (a) shows a cross section parallel to the parallel gates. This CCD uses a conventional LOCOS (LOCal Oxidation of Silicon) process to define the channel and channel stop regions. The thick field oxide region is the channel stop region, and the thin gate oxide region is the channel region where the electrons are stored. The dopant levels in these regions are also different, as discussed in Section 2.3. Figure 2 (b) shows a cross section perpendicular to the parallel gates. The three levels of polysilicon making up the parallel gate structure can be seen.

### 2.3 SIMS Analysis

Knowing the dopant profiles in the CCD is an important part of developing an electrostatic model. To measure the dopant profiles, the technique of Secondary Ion Mass Spectrometry (SIMS) was used. In this technique, a region of silicon is subjected to an accelerated ion beam which removes material from the silicon substrate at a steady rate, and the ions thus removed are sent through a mass spectrometer to determine their atomic type. This technique is widely used in the semiconductor industry to measure dopant profiles. We used EAG Laboratories in Sunnyvale, Ca. [6] to make these measurements. The results of the measurements are shown in Figure 3, and the results of using these measurements to build the electrostatic model are discussed in Section 4.

# 2.4 Electrical Measurements of the Output Transistor

On the STA3800C, we were able to make electrical measurements of the output transistor. The source (OS), drain (OD), and substrate (Gnd) of this device are connected to output pads. The gate is not directly accessible, but we were able to bias the gate through the reset drain (RD) by properly biasing the reset gate (RG). These electrical measurements are shown in Figure 4. In the next section, we discuss using these measurements to build a SPICE model of the output transistor.

# 2.5 SPICE model development

To help understand the AC performance of the STA3800C device, we have also built a SPICE circuit-level simulation of the STA3800C output path. This has been calibrated to the above DC measurements and to several sets of AC measurements of the STA3800C. We will first review the model used to fit the DC transistor measurements. Figure 5 shows that we were unable to model the device as a simple MOSFET, but that a composite device model as shown in Figure 6 gave a reasonable fit to the measurements.

This SPICE model was used to analyze the output waveforms of the STA3800C CCD in two different controller environments. The results of these analyses, including schematics and netlists, are given in Appendix A. This

calibrated SPICE model is available for future analyses should the need arise.

# 2.6 Analysis of glowing amplifiers

During construction of the LSST focal plane, several amplifiers on STA3800C CCDs were seen to exhibit "glow", where a region of signal appearing to emanate from the amplifier region could be seen. This was believed to be caused by damage to the amplifier transistor which causes the transistor to emit infrared light. This infrared light then activates the light-sensitive CCD pixels. One of these sensors, which exhibited three glowing segments, was obtained for electrical analysis. The results are shown in Figure 7. The two strongly glowing segments show reverse bias leakage current elevated by more than 10,000X, indicative of ESD damage. The slightly glowing segment is indistinguishable from the good segments. Other attempts to find anomalous behavior on the weakly glowing segment 13 were unsuccessful, so the cause of the glow from this segment is unknown.

Emission of light from damaged silicon diodes is well known. See, for example, [7], especially Figure 10, where infrared light emission from damaged diodes has been measured, with the flux of light emission roughly proportional to the magnitude of the leakage current. Because this light emission can interfere with sensitive astronomical measurements, sensors exhibiting this behavior should be avoided.

# 3 E2V CCD250

# 3.1 Deprocessing

In order to proceed with physical analysis of the E2V CCD250 chip, it was necessary to deprocess it and remove it from the package. This proved to be a lengthy trial-and-error process, but eventually several pieces of the CCD were removed from the package, and these were sufficient to do the desired analysis. A high-level overview of the deprocessing procedure is as follows:

- The CCD was believed to be bonded to the package with epoxy adhesive. IC deprocessing to remove epoxy adhesive is typically carried out with red fuming nitric acid, but this was not available. Concentrated (70%) nitric acid at 70C was chosen as an alternative. After immersing the package in this solution for about two hours, the epoxy adhesive was undercut sufficiently to allow several pieces to be mechanically cleaved loose from the substrate with a razor blade.
- At this point it was apparent that the CCD was fastened to a piece of support silicon, apparently to improve the mechanical rigidity of the this CCD. This "sandwich" was then fastened to the ceramic package. Figure 8 shows several views of the CCD and support silicon.
- The support silicon was apparently also bonded to the CCD using epoxy adhesive. Accordingly, the pieces containing portions of the CCD and support silicon were immersed in hot nitric acid for an additional 4 hours. At this point, the epoxy between the CCD and the support silicon was again sufficiently undercut to allow them to be mechanically separated (again using a razor blade).
- This process then exposed the CCD surface for optical photographs. There was still residual epoxy on the CCD surface, and the majority of this was removed with and additional 15 minutes in hot nitric acid. At this point the CCD surface was relatively clean. It is important to note that the metal layers were removed by the hot nitric acid, although a "ghost" image where the metal layers had been could still be seen. Optical photographs were obtained and are detailed in the next section.
- To obtain SIMS analysis of dopant profiles, a larger portion of the CCD was needed, including a portion of the imaging array. For this, it was not necessary to leave the oxide and metal intact. In fact removing all layers down to bare silicon is desirable. So for these samples, a portion of the CCD was immersed in 49% HF for approximately 18 hours. This undercut the oxide layers on the CCD and separated the CCD from the support silicon. After examining these samples, it was seen that many pieces of polysilicon that had been floating in the HF solution had adhered to the silicon. These were removed with short etches in

Piranha  $(H_2SO_4/H_2O_2)$  followed by BOE (Buffered HF). After this, the samples were fairly clean. Optical micrographs of these samples were also obtained, and the samples were then sent for SIMS analysis. These results are detailed in the next sections.

• An alternate method to dissolve the epoxy adhesive was also tried. Properties of epoxy adhesives list methylene chloride (CH<sub>2</sub>Cl<sub>2</sub>) as a solvent for epoxy. However, even after immersing several samples in room temperature methylene chloride for two weeks, there was no apparent attack of the epoxy.

#### 3.2 Optical Micrographs

A series of optical micrographs of the E2V CCD250 chip are shown in Figures 9, 10, and 11. These illustrate the serial register with its right-angle bend, and the two stage output device circuitry. A schematic of the output chain is shown in Figure 12. The component values given there are estimates from measuring the photographs and should be considered approximate ( $\pm 20\%$  at best).

#### 3.3 SIMS Analysis

SIMS analysis (see Section 2.3) was also performed on the E2V CCD250 chip. In the case of the ITL device, consultation with the vendor allowed us to identify large regions in the periphery of the chip where the dopant profiles in the array could be measured. Not having this information on the E2V device required taking the SIMS profiles in the imaging array. Since the SIMS measurement spot is much larger than one pixel, the profiles in the array include both channel and channel stop regions. This requires some judgment to calculate the actual dopant profiles, so there is some uncertainty. This is discussed in Figure 13. For the E2V chip a series of SIMS profiles were also taken outside the array, and these results are shown in Figure 14.

#### 4 **Poisson\_CCD** Model Development

With the physical analysis of the CCD in place, we were able to proceed with building calibrated electrostatic models of both CCDs. The **Poisson\_CCD** code is designed to model astronomical CCDs and provide answers to questions of astronomical interest. These include calculating the electric fields in the CCD, calculating the electron paths after photo-conversion, simulating the impact of diffusion on the PSFs, simulating the impact of lateral electric fields on phenomena such as the brighter-fatter effect ([8], [9], [10]) and edge roll-off([11]), and any other phenomena of interest. The code is described in detail elsewhere ([12], [13]) and the code itself, with many examples, is available at [14].

The intent here is not to go into detail of the Poisson\_CCD code, but to show an example of what has been accomplished with the physical characterization discussed above. Perhaps the most important characteristic of the CCD which has been simulated and compared to experiment is the distortion of the pixel shapes due to the brighter-fatter effect. As has been extensively discussed in the literature ([8], [9], [15], [12]), as charge builds up in the central region of bright objects, the stored charge repels additional incoming charge and broadens the profile of these objects. The impact of the stored charge on the pixel shapes can be measured by measuring the pixel-pixel correlations on a large number of flat images ([8], [10]). These correlations are calculated from a large number of flat pairs of varying intensity (see [10] for example) as:

$$C_{i,j} = \frac{\sum_{I,J} (f_{I,J} - \bar{f})(f_{I+i,J+j} - \bar{f})}{\bar{f}^2(N_{pix} - 1)}$$
(1)

where  $f_{i,j}$  is the difference in flux between the two flats at pixel i,j, and  $N_{pix}$  is the number of pixels summed over. This calculation is implemented in the LSST image reduction pipeline [16].

We show here that these correlations can be simulated using the Poisson\_CCD software with a model calibrated with the above-measured physical attributes of the CCDs. Since the physical attributes of the CCD are either known silicon parameters or measured physical quantities, any adjustable parameters associated with the CCD

structure have been removed. The only remaining adjustable parameters are those associated with the details of the numerical solution to Poisson's equation.

First we show that the dopant profile model in the Poisson\_CCD simulator accurately reproduces the measured SIMS profiles, as shown in Figures 15 and 16. Next, Figures 17 and 18 show the location of the charge in three dimensions when one pixel contains 100,000 electrons and the surrounding pixels are empty. These figures also show the pixel distortions which result in this case. These pixel area distortions allow one to calculate the pixel-pixel correlations that result, and this is done and compared to measured correlations in Figures 19 and 20. Care was taken to make sure to match the conditions (namely the applied voltages and which parallel phases were high during image integration) between the flat measurements and the simulations. The good agreement shows the value of obtaining good physical characterization to inform the simulations.

There is one caveat to be discussed in the case of the E2V sensor. As discussed in Section 3.3 and in Figure 13, there is some uncertainty in the structure of the channel stops in the imaging array. Here we assume that the channel stop implant is only present in the small rounded square "dots" which are visible in Figure 13. With this assumption, there is still some uncertainty as to the location of the "dots" with respect to the collecting gates when doing charge integration. To try to answer this question, we ran the two simulations shown in Figure 21. The fit with the measured correlations is much better when assuming that the channel stop "dots" are centered on the collecting gates (the collecting gates are phases 2 and 3 in these measurements). Therefore the simulations shown in Figure 18 and Figure 20 are run with this assumption.

The configuration files used to perform the simulations shown in Figures 17 and 19 are given in Appendix B, and the files used for Figures 18 and 20 are given in Appendix C.

# 5 Conclusions

This work documents the physical and electrical measurements which have been done to characterize the CCDs from both vendors which are being used to build the LSST focal plane. Based on these measurements, calibrated electrostatic simulations have been prepared to answer questions which may arise during LSST commissioning and operation. A set of calibrated SPICE models for the ITL STA3800C CCD has also been built and is available should it prove useful.

#### 6 Acknowledgments

Andrew Bradshaw has been a key partner in building the UC Davis CCD lab, developing the software, and making the CCD measurements. Kirk Gilmore's help in setting up the hardware and software for the CCDs from both vendors has also been invaluable. Perry Gee has provided key support in software and networking. Mike Lesser of ITL has provided helpful discussions and support. Claire Juramy and Sven Herrmann contributed to the ITL waveform analysis in Appendix A. Of course, Tony Tyson's vision in building the CCD lab and constant support are much appreciated. Financial support from DOE grant de-sc0009999 and Heising-Simons Foundation grant 2015-106 are gratefully acknowledged.

#### References

- Ž. Ivezić, S. M. Kahn, J. A. Tyson, B. Abel, E. Acosta, R. Allsman, D. Alonso, Y. AlSayyad, S. F. Anderson, J. Andrew, and et al. LSST: From Science Drivers to Reference Design and Anticipated Data Products. "Astrophys. J.", 873:111, March 2019.
- [2] P. O'Connor. Uniformity and Stability of the LSST Focal Plane, 2019. arXiv:1907.00995.
- [3] P. O'Connor, P. Antilogus, P. Doherty, J. Haupt, S. Herrmann, M. Huffer, C. Juramy-Giles, J. Kuczewski, S. Russo, C. Stubbs, and R. Van Berg. Integrated system tests of the LSST raft tower modules. In Andrew D. Holland and James Beletic, editors, *High Energy, Optical, and Infrared Detectors for Astronomy VII*, volume 9915, pages 327 – 338. International Society for Optics and Photonics, SPIE, 2016.

- [4] University of Arizona. Imaging Technology Laboratory, 2016. http://www.itl.arizona.edu.
- [5] Teledyne E2V, 2019. https://www.teledyne-e2v.com/products/space/.
- [6] EAG Laboratories, 2019. https://www.eag.com.
- [7] Mahmoud S. Rasras, Ingrid De Wolf, Guido Groeseneken, and Herman E. Maes. Spectroscopic identification of light emitted from defects in silicon devices. *Journal of Applied Physics*, 89(1):249–258, 2001.
- [8] P. Antilogus, P. Astier, P. Doherty, A. Guyonnet, and N. Regnault. The brighter-fatter effect and pixel correlations in CCD sensors. *Journal of Instrumentation*, 9:C03048, March 2014.
- [9] D. Gruen, G. M. Bernstein, M. Jarvis, B. Rowe, V. Vikram, A. A. Plazas, and S. Seitz. Characterization and correction of charge-induced pixel shifts in DECam. *Journal of Instrumentation*, 10:C05032, May 2015.
- [10] William R. Coulton, Robert Armstrong, Kendrick M. Smith, Robert H. Lupton, and David N. Spergel. Exploring the Brighter-fatter Effect with the Hyper Suprime-Cam. *The Astronomical Journal*, 155(6):258, May 2018.
- [11] A. Bradshaw, C. Lage, E. Resseguie, and J. A. Tyson. Mapping charge transport effects in thick CCDs with a dithered array of 40,000 stars. *Journal of Instrumentation*, 10:C04034, April 2015.
- [12] C. Lage, A. Bradshaw, and J. A. Tyson. Measurements and simulations of the brighter-fatter effect in CCD sensors. *Journal of Instrumentation*, 12:C03091, Mar 2017.
- [13] C. Lage. Poisson-CCD: A dedicated simulator for modeling CCDs, 2019. arXiv:1911.09038.
- [14] C. Lage. Poisson solver for LSST CCDs, November 2019. https://github.com/craiglagegit/Poisson\_CCD.
- [15] A. Guyonnet, P. Astier, P. Antilogus, N. Regnault, and P. Doherty. Evidence for self-interaction of charge distribution in charge-coupled devices. "Astro. & Astrophys.", 575:A41, March 2015.
- [16] James Bosch, Yusra AlSayyad, Robert Armstrong, Eric Bellm, Hsin-Fang Chiang, Siegfried Eggl, Krzysztof Findeisen, Merlin Fisher-Levine, Leanne P. Guy, Augustin Guyonnet, Željko Ivezić, Tim Jenness, Gábor Kovács, K. Simon Krughoff, Robert H. Lupton, Nate B. Lust, Lauren A. MacArthur, Joshua Meyers, Fred Moolekamp, Christopher B. Morrison, Timothy D. Morton, William O'Mullane, John K. Parejko, Andrés A. Plazas, Paul A. Price, Meredith L. Rawls, Sophie L. Reed, Pim Schellart, Colin T. Slater, Ian Sullivan, John. D. Swinbank, Dan Taranu, Christopher Z. Waters, and W. M. Wood-Vasey. An Overview of the LSST Image Processing Pipelines. arXiv e-prints, page arXiv:1812.03248, Dec 2018.
- [17] J. A. Tyson, J. Sasian, K. Gilmore, A. Bradshaw, C. Claver, M. Klint, G. Muller, G. Poczulp, and E. Resseguie. LSST optical beam simulator. In *High Energy, Optical, and Infrared Detectors for Astron*omy VI, volume 9154 of Society of Photo-Optical Instrumentation Engineers (SPIE) Conference Series, page 915415, July 2014.






Figure 1: Optical micrograph of the output device chain on the ITL STA3800C device. This shows the serial chain with the 45 degree bend of the pre-scan pixels, the single-stage output transistor, and the reset gate.




(a) SEM cross section parallel to the parallel gates



(b) SEM Cross-section perpendicular to the parallel gates

Figure 2: SEM cross sections of the ITL STA3800C device. The top image shows the thick field oxide in the channel stop region and the thin gate oxide in the channel region. the bottom image shows the three overlapping polysilicon layers which make up the parallel gates. 8



(a) STA3800C layout showing regions profiled

(b) Optical micrograph of the regions profiled.





Figure 3: SIMS dopant profiles of the ITL STA3800C device as measured by EAG laboratories [6]. While we are interested primarily in the effect of these implants in the imaging array, there are regions outside the imaging array which receive the same implants and are easier to measure. The top two panels show these regions on the chip where the measurements were made, based on input from the device vendor. The bottom two panels show the measured dopant profiles.



(c) Id-Vg characteristics of the output transistor with varying Vbs

Figure 4: Electrical measurements of the STA3800C output transistor. The top panel shows the Id-Vd characteristics. The center panel shows the device turn-on. The bottom panel shows the variation in threshold voltage with back-bias, which allows us to calculate the substrate concentration. The derived value of  $2.4 \text{E}12 \text{cm}^{-3}$  is close to expectations and was used to update the electrostatic model.




Figure 5: Attempts to model the STA3800C output transistor as a single MOSFET. On the left is one model set that attempted to fit the saturation current. On the right is a second model set that attempted to fit the linear region. Neither set fits the device well, and the models used had very non-physical parameters. The solution is the composite device model shown in the Figure 6.





Figure 6: DC measurements of the output characteristics of the output transistor on the STA3800C. As shown on the left, the device is modeled as a MOSFET with two short-channel JFETs in series. The fit of the measurements to the model is shown in the center (Id/Vd) and right (IdVg) panels, with the measurements as the solid lines and the SPICE simulations as the dots. With this structure the device width(W), length(L), threshold voltage(Vt), and gate oxide thickness(Tox) all match the physical measurements, which was not the case when a MOSFET-only model was attempted. The details of the composite SPICE model are given in Appendix A.









Figure 7: Diode leakage on good and glowing segments on ITL STA3800C-381. The top image shows a dark image from this CCD, where segments 01 and 17 are exhibiting a strong glow, and segment 13 is exhibiting a weak glow. The bottom two images show the forward and reverse diode behavior of all 16 amplifiers. The two strongly glowing segments show reverse bias leakage current elevated by more than 10,000X, indicative of ESD damage. The slightly glowing segment is indistinguishable from the good segments.



- (a) Schematic of CCD and support silicon
- (b) Cross-section of CCD and support silicon




(c) Top view of CCD and support silicon



(d) Portion of CCD with support silicon attached


Figure 8: Various views of the E2V CCD with attached support silicon. The support silicon is believed to have no electrical function, but merely give mechanical support. The CCD is 100 microns thick and the support silicon is about 225 microns thick.




(a) Output chain

(b) Output chain with annotated metal lines

Figure 9: Output chain on the E2V CCD250 device after deprocessing. This is a composite of several pieces after deprocessing. The deprocessing has removed the metal lines, but a "ghost" image of the metal lines can still be seen. The image on the right has the metal lines drawn back in and labeled. The component values given here are an estimate from measuring the photographs and should be considered approximate ( $\pm 20\%$  at best).




(a) Higher mag view of output device and reset gate




(b) Second stage clamp

Figure 10: Additional optical micrographs of the E2V CCD250 chip.



(a) Bond pads and guard ring



(b) Output chain stripped down to silicon

Figure 11: Additional optical micrographs of the E2V CCD250 chip.






Figure 12: Approximate schematic of the E2V output chain. The component values given here are an estimate from measuring the photographs and should be considered approximate ( $\pm 20\%$  at best).



(c) Phosphorous channel profile.


(d) Boron channel stop profile.

Figure 13: SIMS dopant profiles of the E2V CCD250 device in the imaging array as measured by EAG laboratories [6]. The top left panel shows where in the array the measurements were made. The top right panel shows the assumed device structure. The bottom two panels show the measured dopant profiles. Based on the area factor, the phosphorous channel dopant values should be multiplied by 1.25, and the boron channel stop profiles should be multiplied by 25.0.



(a) Diagram of the regions measured in the periphery.

(b) Phosphorous channel profile.



(c) Boron channel stop profile.

Figure 14: SIMS dopant profiles of the E2V CCD250 device in the periphery as measured by EAG laboratories [6]. The top left panel shows where in the periphery the measurements were made. The remaining panels show the measured profiles.




Figure 15: This figure shows that the dopant model for the ITL chip in the Poisson\_CCD simulator, which uses a combination of two Gaussians, accurately reproduces the measured SIMS profiles. The parameters of the two Gaussians are given in the configuration file in Appendix B. The vertical scale is in "code units", which is the charge density divided by  $\epsilon_{Si}$ .






Figure 16: This figure shows that the dopant model for the E2V chip in the Poisson\_CCD simulator, which uses a single Gaussian profile for each region, accurately reproduces the measured SIMS profiles. The parameters of the Gaussians are given in the configuration file in Appendix C. The vertical scale is in "code units", which is the charge density divided by  $\epsilon_{Si}$ .




(a) Charge packet with 100,000 electrons




# Pixel Vertices: 100000 e-

(b) Pixel distortion from the central charge packet

Figure 17: Simulation of pixel distortions in an ITL chip when the central pixel contains 100,000 electrons and the surrounding pixels are empty. These distortions are obtained by solving Poisson's equation for the potentials in the CCD, then tracking electrons down and using a binary search to determine the pixel boundaries. As expected, the central pixel loses area and the surrounding pixels all gain area. Note that the loss in area of the central pixel is greater than the sum of the area gains of the surrounding pixels because there are more distant pixels which are not plotted here and which also gain area.



(a) Charge packet with 100,000 electrons



# Pixel Vertices: 100000 e-

(b) Pixel distortion from the central charge packet

Figure 18: This is the same as Figure 17, but for the E2V CCD250 chip.




Figure 19: Correlation measurements and simulations for the ITL STA3800C chip. The simulated pixel area distortions (see Figure 17) accurately determine the measured pixel-pixel correlations as measured on flat pairs. The circles are the measured correlations, calculated as described in the text. The crosses are the fractional area distortions as simulated by the Poisson\_CCD code and shown in Figure 17. The leftmost point (the central pixel) has been shifted to an X-axis value of 0.8 to allow plotting it on this log-log plot. The simulations have been informed by physical analysis, including SIMS dopant profiling and measurements of physical dimensions, as discussed in the text. Both the correlation measurements and the simulations have been normalized to the distortion caused by one electron. The agreement is quite good. The asymmetry of the nearest neighbor pixels is correctly modeled, and the simulated values agree with the measurements within the statistical errors.




Figure 20: This is the same as Figure 19, but for the E2V CCD250 chip, using the pixel distortions shown in Figure 18. The agreement is not quite as good as in the ITL case, but is still good.




Figure 21: Impact of the location of the "dots" in the E2V CCD array. See Section 4 for a fuller description of this issue. \$23\$

### A Appendix - STA3800C Output Driver SPICE Model

The model of the STA3800C output transistor that was discussed in Section 2.5 was incorporated into more detailed SPICE simulations and used to model the output of the STA3800C CCD in two different controller environments. The first used an SAO controller that was used in the LSST Optical Simulator at UC Davis ([17], [11], [12]). Figure A.1 shows the fit obtained between the measured output waveforms and the simulation. The schematic and netlist used for this simulation are given in Figure A.2.

A more detailed simulation was carried out to understand anomalous output characteristics seen in the video chain used in a portion of the LSST focal plane. Some amplifiers on some sensors display much slower output recovery than others, as seen in Figure A.3. Using the schematic and netlist shown in Figure A.4, we were able to reproduce this behavior by adding substrate resistance to the output transistor. While it is not certain that this is the cause of the problem, we believe that the very lightly doped CCD substrate can lead to high and variable substrate resistance of the output transistor and lead to the observed slow response.



Figure A.1: Comparison of SPICE simulation to measured signals, as seen in the UC Davis LSST Optical Simulator. The top panel is the SPICE RG signal, which is an input to the simulation. The center panel shows the measured waveforms, with RG in red, the dual-slope integrator output in green, and the CCD output in blue. The bottom panel is the SPICE simulation of the CCD output. Scales have been adjusted to match. The simulation of the CCD output matches the measured waveform relatively well.






Figure A.2: Schematic and netlist used in the simulation shown in Figure A.1.






(a) Waveforms of 9 ITL CCDs, as measured using the ASPIC Transparent Mode.

(b) Simulation with varying Rsub. Rsub = 100(green), 1000(blue), 2000(red), 4000(cyan) Ohms.

Figure A.3: Output waveforms with slow recovery are seen on some STA3800C chips. The left panel shows these measured waveforms, and the right panel shows SPICE simulations of the output waveforms when substrate resistance is added to the output transistor. The added substrate resistance causes the output waveform to mimic what is seen in the measurements.



PULSE(0.0 3.5 190n 20n 20n 180n 1970n)

\* ITL 3800C Output Simulation R1 N12 0 1K Cog N2 0 15.0f Crg N2 N8 2.0f Vrg N8 0 PULSE(-2.0 8.0 1650n 30n 30n 80n 1970n) Vod N1 0 25 Vrd N7 0 13 Xrg N7 N8 N2 Vsub Reset Temp=-100 Xog N1 N2 N33 Vsub Output Temp=-100 Iog N2 0 PULSE(0.0 40.0 960n 10n 20n 10n 1970n) Cl N4 0 10p Cout1 N4 N5 In Cout1 N4 N5 In Cout2 N5 0 10p J2 N4 N10 N13 2N4416 Temp=-40 R2 N13 N12 1K Vcsgate N10 0 2 C3 N10 0 100n C4 N12 0 100n Vc1 Vc1 0 100n Vc1 Vc1 0 PULSE(0.0 3.5 190n 20n 20n 180n 1970n) M1 N5 Vc1 Vref 0 4.5 R4 N5 Vref 10Meg J1 N1 N3 N4 LSK489 Temp=-100 R3 N3 0 40K C2 N3 0 5p Vc1 Vc1 0 PULSE(0.0 3.5 190n 20n 20n 180n 1970n) M1 N5 Vc1 Vref 0 4.5 R5 N33 N3 10 Crg 31 N8 75f Csub Vsub 0 100p Cs2 \_sub Vsub Vs2 10p Rsub 0 Vsub (Rsub) .tran 0.65n 41600n .ic (V(n2)=12.6 .step param Rsub list 100 1000 2000 4000 .model LSK489 NJF(beta=1.5E=3 vto=-2.5) .model MMOSFET NMS(txo=10n vto=0.7 nsub=1.0E15 tnom=25) \* Output Off Se S umodel MyMOSFET NJ5(beta=1.44E-5 vto=-4.4 lambda=60.0 tnom=25)

JD D S 10 MyJFET JS 11 S S MyJFET M1 10 G 11 B MyMOSFET L=5.1u W=27.5u temp=20 .ends Output \* Reset Device Subcircuit .subckt Reset D G S B .model MyMOSFET NMOS(tox=100n vto=-12.5 nsub=2.4E12 gamma=0.15 t .model MyJFET NJF(beta=0.37E-5 vto=-4.4 lambda=60.0 tnom=25) JD D S 10 MyJFET JS 11 S S MyJFET M1 10 G 11 B MyMOSFET L=4.1u W=7u temp=20 .ends Reset .backanno .end

Figure A.4: Schematic and netlist used in the simulation shown in Figure A.3.

# B Appendix - STA3800C Poisson\_CCD configuration file

Author: Craig Lage, UC Davis Date: Sep 3, 2015 # Standalone cpp Poisson solver " # Pixel Regions # Poisson Solver configuration file VerboseLevel = 1 # Poisson solver constants # These control the numerics of the Poisson solver # They should not need to be changed unless you test for convergence = 1.8 # Successive Over-Relaxation factor ncvcle = 128 # Number of SOR cvcles at finest grid iterations = 1 # Number of VCycles " Øverall setup - these control the size and scale of the simulated volume # Uverall setup - these control the size and Scale of the Simulated Volume ScaleFactor = 2 # Power of 2 that sets the grid size # ScaleFactor = 2 cuts grid size by a factor of 2 # ScaleFactor = 2 cuts grid size by a factor of 2 # ScaleFactor = 4 cuts grid size by a factor of 4, etc. SensorThickness = 100.0 # Pixel size in microns in x PixelSizeX = 10.0 # Pixel size in microns in y GridsPerPixelX = 16 # Number of grids per pixel in x at ScaleFactor = 1 GridsPerPixelX = 16 # Number of grids per pixel in y at ScaleFactor = 1 Mx = 160 # Number of grids in x at ScaleFactor = 1 (Must be a multiple of 32) Ny = 160 # Number of grids in x at ScaleFactor = 1 (Must be a multiple of 32) Nz = 160 # Number of grids in y at ScaleFactor = 1 (Must be a multiple of 32) Nz = 160 # Number of grids in z at ScaleFactor = 1 (Must be a multiple of 32) Nz = 160 # Number of grids in z at ScaleFactor = 1 (Must be a multiple of 32) Nz = 160 # Number of grids in z at ScaleFactor = 1 (Must be a multiple of 32) Nzelec = 24 # Number of grids in z at ScaleFactor = 1 (Must be a multiple of 32) Nzelec = 24 # Number of low for ScaleFactor = 1 (Must be a multiple of 32) # A value of 1.0 makes the z-axis linear # A value of 1.0 o gives a 10X magnification at z=0 # A value of 10.0 is recommende. ScaleFactor = 2 # Power of 2 that sets the grid size # Fixed charges and oxides in the silicon # Gate Oxide thickness in microns 
 GateOxide = 0.10
 # Gate Oxide thickness in microns

 ChannelStopWidth = 1.8
 # Width of ChannelStop region in microns

 FieldOxide = 1.0
 # Field Oxide thickness in microns

 FieldOxideTaper = 1.1
 # Field Oxide taper width in microns
 GateOxide = 0.10BackgroundDoping = -2.4E12 # Background doping in cm^-3 # Channel Doping: Use the syntax below for a square profile #ChannelProfile = 0 # 0 = Square profile, N = N Gaussian profiles #ChannelDoping = 1.0E12 # Doping in cm^-2 #ChannelDepth = 1.0 # Depth in microns ChannelProfile = 2 # 0 = Square profile, N = N Gaussian profiles ChannelProfile = 2 # 0 = Square profile, N = N Gaussian profiles ChannelDosco = 9.6E11 # Doping in cm<sup>-2</sup> ChannelPeak\_0 = 0.07 # Location of peak below silicon surface in microns ChannelSigma\_0 = 0.15 # Sigma in microns ChannelPeak\_1 = 0.40 # Location of peak below silicon surface in microns ChannelPeak\_1 = 0.40 # Sigma in microns ChannelSurfaceCharge = 1.1E12 # Surface charge density in cm<sup>-2</sup> # Channel Stop doping: Use the syntax below for a square profile #ChannelStopProfile = 0 # 0 = Square profile, N = N Gaussian profiles #ChannelStopDoping = -2.0E12 # Doping in cm<sup>-2</sup> #ChannelStopDepth = 2.0 # Depth in microns ChannelStopProfile = 2 # 0 = Square profile, N = N Gaussian profiles ChannelStopProfile = 2 # 0 = Square profile, N = N Gaussian profiles ChannelStopDose\_0 = -4.5E12 # Doping in cm<sup>-2</sup> ChannelStopPeak\_0 = 0.45 # Location of peak below silicon surface in microns ChannelStopDose\_1 = -0.8E12 # Doping in cm<sup>-2</sup>-2 ChannelStopDeak\_1 = 1.1 # Location of peak below silicon surface in microns ChannelStopSurfaceCharge = 0.0 # Surface charge density in cm<sup>-2</sup>C ChannelStopSurfaceCharge = 0.0 # Surface charge density in cm<sup>-2</sup>C ChannelStopSurfaceCharge = 0.1 # Surface charge density in cm<sup>-2</sup>C MannelStopSurfaceCharge = 0.1 # Surface charge density in cm<sup>-2</sup>C # 0 - Leave electrons where they family family functions # 1 - Set QFe (QFe is always used in Fixed Regions) # 2 - Electron conservation and constant QFe # If 1 is specified, you must provide a \*\_QFe.dat file, either by # Setting BuildQFeLookup = 1 or by copying a file into the data directory. 

# Voltages - these should be self-explanatory
Vbb = -60.0 # Back bias
Vparallel\_lo = -8.0 # Parallel gate low voltage
Vparallel\_hi = 4.0 # Parallel gate high voltage NumPhases = 3 # Number of clock phases (typically either 3 or 4) CollectingPhases = 2 # Number of Parallel gates high in collecting region CollectingPhases = 2 # These allow one to set up one or more regions of regularly spaced pixels. # Each pixel region will need its extents defined # Within each pixel region, one can fill multiple collecting wells with arbitrary amounts of charge # Within each pixel region, oue can first multiple control on the second s # Constant Voltage Regions - this allows a number of regions of fixed surface potential # Each Constant Voltage region will need its extents defined # Example syntax below NumberofFixedRegions = 0 #FixedRegionLowerLeft\_0 = 0.0 367.0 # #FixedRegionUpperRight\_0 = 110.0 430.0 # Pixel Boundary Tests - This allows tracing the pixel boundaries and electron paths PixelBoundaryLowerLeft = 10.0 10.0 PixelBoundaryUpperRight = 100.0 100.0 # Number of pixels in postage stamp # Number of pixels in postage stamp PixelBoundaryNx = 9 PixelBoundaryNy = 9 PixelBoundaryTestType = 1 # 0 - Run a grid of equally spaced electrons, # 1 - Run a random set of electrons with a Gaussian pattern # 2 - Run a random set of electrons inside PixelBoundary #PixelBoundaryStepSize = 0.2 0.2 # Needed if PixelBoundaryTestType = 0 # The following parameters are used if PixelBoundaryTestType = 2 Sigmax = 10.0 # Sigma of incoming light profile Sigmay = 10.0 # Sigma of incoming light profile Xoffset = 0.0 # Center offset of incoming light profile Yoffset = 0.0 # Center offset of incoming light profile NumSteps = 1 # Number of steps, each one adding NumElec electrons NumElec = 0 # Number of electrons to be traced between field recalculation CalculateZO = 0 # 0 - don't calculate - Use ElectronZO # 1 - calculate from filter and SED. #FilterBand = r # Filter band from LSST used to calculate ZO #FilterFile = notebooks/gclef\_pdf.dat # SED used to calculate ZO ElectronZOFill = 95.0 # Starting z value of electron for tracking. ElectronZOArea = 95.0 # Starting z value of electron for Area/Vertex finding. # Electron tracking parameters CCDTemperature = 173.0 # Temp in Degrees K. Used to calculate diffusion steps. # These control the location and naming of the output
outputfiledir = data/run100K
outputfilebase = Pixel
SaveData = 1 # 0 - Save only Pts data, N - Save all data every Nth step
SaveEuce = 1 # 0 - Save only Pts data, N - Save Elec data every Nth step
SaveMultiGrids = 0 # These control the continuation if you want to save a simuation before it is complete

Continuation = 0 # Use this to continue an existing simulation and read in where you left off # 0 - No continuation # 1 Continue at other LatCartinuationStan

# 0 NO CONTINUATION
# 1 Continue at step LastContinuationStep
LastContinuationStep = 0

# C Appendix - E2V CCD250 Poisson\_CCD configuration file

# Voltages - these should be self-explanatory
Vbb = -70.0 # Back bias
Vparallel\_lo = -7.2 # Parallel gate low voltage
Vparallel\_hi = 3.5 # Parallel gate high voltage NumPhases = 4 # Number of clock phases (typically either 3 or 4) CollectingPhases = 2 # Number of Parallel gates high in collecting region Author: Craig Lage, UC Davis Date: Sep 3, 2015 " # Pixel Regions Standalone cpp Poisson solver # These allow one to set up one or more regions of regularly spaced pixels.
# Each pixel region will need its extents defined
# Within each pixel region, one can fill multiple collecting wells with arbitrary amounts of charge NumberofPixelRegions = 1 # # Poisson Solver configuration file VerboseLevel = 1 # Poisson solver constants # These control the numerics of the Poisson solver # They should not need to be changed unless you test for convergence " # Constant Voltage Regions - this allows a number of regions of fixed surface potential w = 1.8 # Successive Over-Relaxation factor # Each Constant Voltage region will need its extents defined ncycle = 512 # Number of SOR cycles at finest grid iterations = 1 # Number of VCycles # Example syntax below NumberofFixedRegions = 0 #FixedRegionLowerLeft\_0 = 0.0 367.0 # #FixedRegionUpperRight\_0 = 110.0 430.0 # Overall setup - these control the size and scale of the simulated volume ScaleFactor = 2 # Pixel Boundary Tests - This allows tracing the pixel boundaries and electron paths PixelBoundaryLowerLeft = 10.0 10.0 PixelBoundaryUpperRight = 100.0 100.0 PixelBoundaryNx = 9 PixelBoundaryNy = 9 # Number of pixels in postage stamp # Number of pixels in postage stamp XECType = 1 # Set X direction boundary conditions: 0 - Free (Eperp = 0), 1 - Periodic YECType = 1 # Set Y direction boundary conditions: 0 - Free (Eperp = 0), 1 - Periodic SimulationRegionLowerLeft = 5.0 5.0 # Allows adjustment of X, Y coordinates # The following parameters are used if PixelBoundaryTestType = 2 Sigmax = 10.0 # Sigma of incoming light profile Sigmay = 10.0 # Sigma of incoming light profile Xoffset = 0.0 # Center offset of incoming light profile Yoffset = 0.0 # Center offset of incoming light profile NumSteps = 1 # Number of steps, each one adding NumElec electrons # Fixed charges and oxides in the silicon GateOxide = 0.134# Gate Oxide thickness in microns ChannelStopHeight = 2.0 # Width of ChannelStop region in microns ChannelStopHeight = 2.0 FieldOxide = 0.134 # Field Oxide thickness in mic NumFlec = 0 # Number of electrons to be traced between field recalculation # Field Oxide thickness in microns CalculateZO = 0 # 0 - don't calculate - Use ElectronZO CalculateZO = 0 # 0 - don't calculate - USE FIGURATION # 1 - calculate from filter and SED. #FilterBand = r # Filter band from LSST used to calculate ZO #FilterBand = r # Filter band from LSST used to calculate ZO ElectronZOFill = 95.0 # Starting z value of electron for tracking. ElectronZOArea = 95.0 # Starting z value of electron for Area/Vertex finding. FieldOxideTaper = 0.0 # Field Oxide taper width in microns BackgroundDoping = -2.4E12 # Background doping in cm^-3 # Channel Doping: Use the syntax below for a square profile #ChannelProfile = 0 # 0 = Square profile, N = N Gaussian profiles #ChannelDoping = 1.0E12 # Doping in cm^-2 #ChannelDepth = 1.0 # Depth in microns ChannelProfile = 1 # 0 = Square profile, N = N Gaussian profiles ChannelDose\_0 = 1.0E12 # Doping in cm<sup>-2</sup> ChannelDose\_0 = 0.0E12 # Doping in cm<sup>-2</sup> ChannelPeak\_0 = 0.05 # Location of peak below silicon surface in microns ChannelSigma\_0 = 0.32 # Sigma in microns # Channel Stop doping: Use the syntax below for a square profile # ChannelStopProfile = 0 # O = Square profile, N = N Gaussian profiles # ChannelStopDoping = 0.0 # Doping in cm<sup>-2</sup> # ChannelStopDepth = 0.0 # Depth in microns # Electron tracking parameters CCDTemperature = 173.0 # Temp in Degrees K. Used to calculate diffusion steps. ChannelStopProfile = 1 # 0 = Square profile, N = N Gaussian profiles DiffMultiplier = 1.0 # Used to adjust the amount of diffusion ChannelStopDose\_0 = -6.0E12 # Joping in cm<sup>-2</sup>. ChannelStopDeak\_0 = 0.15 # Location of peak below silicon surface in microns ChannelStopSigma\_0 = 0.36 # Sigma in microns ChannelStopSurfaceCharge = 0.0 # Surface charge density in cm<sup>-2</sup> # 0 - Leave electrons where they land from tracking # 1 - Set QFe (QFe is always used in Fixed Regions) # 2 - Electron conservation and constant QPe # If 1 is specified, you must provide a \* QFe dat file, either by # Setting BuildQFeLookup = 1 or by copying a file into the data directory. " These control the location and naming of the output BildQFeLookup = 0 NQFe = 81 # If building QFe lookup, you need to provide at # least NQFe pixels in the PixelRegion QFemin = 19.0 outputfiledir = data/run100K\_center\_6B outputiletiletif = data/runivo\_center\_option outputiletiletase = Pixel SaveData = 1 # 0 - Save only Pts data, N - Save all data every Nth step SaveElec = 1 # 0 - Save only Pts data, N - Save Elec data every Nth step OFemax = 27.0SaveMultiGrids = 0 qfh = -10.0 # Controls hole calculation. # These control the continuation if you want to save a simuation before it is complete # Currently this applies to the whole volume, # unless over-ridden in Fixed Regions Continuation = 0 # Use this to continue an existing simulation and read in where you left off # 0 - No continuation # 1 Continue at step LastContinuationStep

LastContinuationStep = 0